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AbstractHigh-efficiency power converters have benefits of 
minimizing energy consumption, reducing costs, and realizing 
high power densities. The silicon super-junction MOSFET is an 
attractive device for high-efficiency applications. However, its 
highly non-linear output capacitance and the reverse recovery 
properties of its intrinsic diode must be addressed when used in 
voltage source converters. A dual-mode switching technique 
operating in conjunction with intrinsic diode deactivation 
circuitry is proposed in this paper. The technique is demonstrated 
in an 800-W inverter-leg configuration operating from a 400-V DC 
voltage rail and switching at 20 kHz. Intended applications include 
machine drives. The full-load efficiency reaches approximately 
98.7% and no forced cooling is needed.  
Keywordscontrol, gate driver, inverter, MOSFET, super-
junction. 
I. INTRODUCTION 
Converter efficiency maximization is a driving factor in the 
power electronics industry, for high-efficiency power 
conversion has benefits of minimizing energy consumption, 
reducing costs, and realizing high power densities. These 
benefits make high-efficiency conversion important in 
applications such as renewable energy systems and hybrid and 
electric vehicles. 
In order to achieve high efficiency and low overall losses, 
power semiconductor device options include wide band-gap 
(WBG) devices such as SiC MOSFETs and GaN HEMTs, and 
silicon super-junction (SJ) devices, of which the SJ MOSFET is 
well established. Whilst exhibiting excellent performance in 
against many criteria, WBG devices are costly and exhibit 
practical application issues such as challenges addressing 
crosstalk [1]. Conversely, SJ MOSFETs offer a high degree of 
manufacturability and established reliability [2]. 
SJ MOSFETs perform well in single-ended power 
converters when switching with SiC Schottky diodes operating 
as the freewheeling element [3]. However, the reverse recovery 
behavior of the intrinsic diode and the non-linear output 
capacitance Coss of the SJ MOSFET present challenges when 
used in voltage source converter (VSC) circuits. The reverse 
recovery charge of the intrinsic diode is significant when the SJ 
MOSFET operates as a freewheeling device. Furthermore, the 
non-linear Coss causes excessive high dv/dt especially at high 
voltage, which may lead to EMI or induce parasitic oscillations 
and potentially destroy the device [4]. 
Solutions proposed include the realization of VSCs by 
means of combined single-ended converters [5]. Other solutions 
include the implementation of synchronous (or triangular) 
conduction modes [6], [7], adding LC resonant circuitry to 
realize zero voltage switching [8], [9], or prearranged control 
strategies such as dead-time optimization [10]. This paper, 
aiming at the SJ MOSFET in an AC load current situation, 
proposes a dual-mode switching technique to address the 
detrimental influence of the MOSFETs output capacitance. 
This dual-mode switching technique uses minimal extra 
hardware and functions in conjunction with intrinsic diode 
deactivation circuitry. The circuit is designed for a 800-W 
inverter-leg circuit operating on a 400-V DC supply voltage and 
switching at 20 kHz. The full-load efficiency reaches 
approximately 98.7% and no forced cooling is needed. 
II. PROPOSED DUAL-MODE SWITCHING TECHNIQUE 
A. Intrinsic Diode Deactivation  
Fig. 1 shows an inverter bridge-leg that incorporates intrinsic 
diode deactivation circuitry. The series diodes Ds prevent 
reverse current flowing into the SJ MOSFETs when they would 
otherwise be functioning as the freewheeling elements. The 
external diodes Dext in parallel are SiC Schottky diodes, which 
replace function of the intrinsic diodes and have excellent 
reverse recovery characteristics. 
B. Non-Linear SJ MOSFET Output Capacitance 
Even if the problem of the intrinsic diode is negated, the 
influence of the MOSFET output capacitance Coss remains 
adverse. Fig. 2 shows the Q-V characteristic of Coss of a SJ 
MOSFET. Coss is highly non-linear and can be approximated as 
a rectangular Q-V curve. Consider when the load current iL is 
positive, TR1 is off and iL is flowing through Dext2. If TR2 is 
turned on when TR1 is off, then it fully self-discharges its Coss. 
When TR1 next turns on, it therefore has to recharge the Coss of 
TR2 from 0 V up to the DC link voltage Vdc. A relatively large 
charge has to be sourced before Va reaches the knee point in 
Fig. 2 where Coss drops rapidly. A high dv/dt then occurs and 
consequences include EMI and parasitic oscillations. The 
switching energy dissipated in TR1 due to charging Coss is a 
minimum of QossVdc which is approximated by the area (co-
energy) lying under the Q-V curve in Fig. 2. 
To minimize switching losses and avoid associated 
problems, the inverter-leg needs to operate with unipolar PWM 
modulation to avoid discharging Coss of TR2. With a positive iL, 
only TR1 switches, and TR2 is held off throughout the switching 
cycle. By holding TR2 off, its Coss capacitance only partially 
discharges, down to the reverse breakdown voltage of Ds2. 
Importantly this reverse breakdown voltage is typically such that 
the Coss capacitance is not discharged to below the knee point in 
Fig. 2. 
Similarly, when iL is negative, only TR2 switches and TR1 is 
held off throughout the switching cycle. However, a problem 
arises as iL transitions through zero and bipolar switching is 
desirable in this region to avoid distortion due to iL becoming 
discontinuous. 
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Fig. 1. Voltage source inverter-leg based around MOSFETs equipped 
with intrinsic diode deactivation circuitry. 
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Fig. 2. Q-V characteristic curve of SJ MOSFET. 
C. Proposed Dual-Mode Switching Technique 
With an AC load current such as that in an inverter, a dual-
mode switching control technique is proposed. In the so-called 
hard switching mode, unipolar PWM modulation is selected for 
TR1 and TR2 according to the direction of iL. In this mode, the 
MOSFETs are driven in the normal way with rapid switching 
transitions for low losses. However, at low iL magnitudes, 
bipolar PWM modulation is enabled to reduce distortion in the 
AC current. The problem of high peak currents due to supplying 
high charges into fully-discharged Coss capacitances that occurs 
with bipolar modulation is addressed by turning the SJ 
MOSFETs on slowly (so-called slow switching) and thereby 
limiting the di/dt in the current conducted by the incoming 
MOSFET. Importantly, whilst this incurs losses, enabling 
controlled slow switching only at low iL magnitudes means 
aggregate power losses in the circuit are low. Simply slow-
switching an inverter with SJ devices under all current levels 
leads to low efficiency due to the RDS(on)Qoss product exhibited 
by a die area fabricated using silicon SJ technology [11]. 
Fig. 3 shows the same Qoss for different iL values and 
different current slew rates, di/dt, where lower iL and lower slew 
rate lead to lower ipeak. In the slow switching mode, this becomes 
an advantage when operating bipolar PWM modulation under 
low load current. Different gate resistance is used in the turn-on 
path to control the switching speed. 
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Fig. 3. Same Qoss under different Iload and different slew rate. 
D. Dual-Mode Driver Circuit 
A gate driver circuit was designed to realize the dual-mode 
switching technique in the inverter-leg. As given by (1), the 
dv/dt of the driven SJ MOSFET is determined by the gate current 
Igate and SJ MOSFET reverse capacitance Cgd. Igate depends on 
the Miller plateau voltage VMP and total gate resistance. This 
resistance consists of two parts, the internal gate resistance of 
the SJ MOSFET Rg(SJ MOS) and the changeable external gate 
resistance Rgate on the driver board. By varying Rgate, the dv/dt 
will change according to 
dv
dt
=
Igate
Cgd
=
VMP
(RgሺSJ MOSሻ+Rgate)Cgd . (1)
In the driver circuit arrangement, Fig. 4, two different paths 
are set: a slow switching path and a hard switching path. In the 
slow switching path, the slow-switching resistor Rs is 220 . In 
hard switching path, the hard-switching resistor Rh is selected as 
10 . The turn-off resistor Rr is also 10 . The hard switching 
path is active only when the enable signal is on. 
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Fig. 4. Driver circuit arrangement for dual-mode switching. 
III. SIMULATION 
Simulation results are shown in Fig. 5 for a 400-V, 800-W 
single-phase inverter switching at 2 kHz with the dual-mode 
switching technique applied. The switching frequency shown is 
2 kHz rather than 20 kHz, for clarity. Fig. 5(a) shows the overall 
load current iL and the gate signals. When iL>2 A, TR1 is hard 
switching and TR2 is held off (blue area). When -2 A<iL<2 A, 
TR1 and TR2 are both slow switching in a standard 
complementary manner (yellow area). When iL<-2 A, TR2 is 
hard switching and TR1 is held off (green area). 
With reference to Fig. 5, the slow-switching ratio (SSR) is 
defined as the proportion of the total period of the fundamental 
waveform that is occupied by the slow switching period t1. By 
changing the SSR ratio, the percentage of slow switching and 
hard switching is also changed. Considering the effect of 
charging and discharging of the output capacitor, a smaller SSR 
is expected to lead to higher efficiency and smaller overshoot 
inverter-leg output voltage Vab, under one precondition, there is 
not any distortion caused by discontinuous output current iL. 
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Fig. 5. Simulation results of using dual-mode switching technique in an 
inverter. (a) Overall iL and gate signals; (b) hard switching for TR1 and 
TR2 is held off; (c) slow switching for both TR1 and TR2; and (d) hard 
switching for TR2 and TR1 is held off. 
IV. EXPERIMENTAL HARDWARE AND LOSSES CALCULATION 
Fig. 6 shows the circuit configuration used for 
experimentation, Fig. 7 shows the experimental hardware, and 
details of the power components are given in Table I. Although 
most machine drives are of a three-phase type, a single inverter-
leg was used for experimental purposes, and one end of the load 
is connected to Point b at the supplys center-point. The total 
supply voltage Vdc (equal to Vdc1 + Vdc2 in Fig. 6) was 400 V. The 
power throughput was approximately 800 W at a load current iL 
of 7.07 A. The switching frequency fsw was 20 kHz for all the 
experimentation in this paper. Whilst this frequency is relatively 
high for a machine-drive application, it yields low perceived 
acoustic noise levels. 
For comparison with the proposed technique, the circuit was 
also operated with high-quality IGBTs co-packaged with fast-
recovery anti-parallel silicon diodes. These were used to replace 
the SJ MOSFETs, operating under the same conditions.  
TABLE I.  MAIN CIRCUIT DEVICE DATA 
TR1, 2 IPW60R041P6FKSA1 
Ds1, Ds2 MBR3060PT 
Dext1, Dext2 SCS220AEC 
L 1 mH 
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Fig. 6. SJ MOSFET-based single-phase inverter-leg. 
 
Fig. 7. Experimental hardware.  
Fig. 8 shows the gate driver circuit in outline form. The input 
and enable signals, as shown in Fig. 4, are transmitted to the 
driver circuit of each power device via opto-couplers. Power for 
each driver circuit is transmitted by means of a flyback converter 
incorporating a small toroidal transformer configured with two 
secondary windings. Although the opto-couplers used have a 
high output current capability, IXDN614 driver ICs were 
included to increase this if required during experimentation. 
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Fig. 8. Outline diagram of dual-mode gate driver used to drive two power 
devices in an inverter-leg. 
 
Fig. 9. Dual-mode gate driver board. 
The microcontroller used in the experimental rig, shown in 
the bottom-left corner of Fig. 7, is a CYPRESS PSoC 5LP, 
CY8C5888LTI-LP097 68-QFN type. The microcontroller 
generates two complementary 20-kHz PWM output signals 
based on a 50-Hz fundamental-frequency sinusoidal modulation 
signal. According to a pre-set SSR value, the microcontroller 
enables hard switching signal during the hard switching periods, 
and inhibits hard switching during the slow switching periods. 
Since all the devices have been selected, the total power 
dissipation can be estimated. The circuits operating conditions 
are: P=800 W, Vdc=400 V, fsw=20 kHz. The peak fundamental 
output voltage Vpeak is given by 
 
Vpeak=
m
2
Vdc=
0.8
2
×400=160V (2) 
and the RMS output voltage Vo(RMS) is given by 
 
Vo(RMS)=
Vpeakξ2 =113V. (3) 
The output current Io is calculated from 
Io=
P
Vo(RMS)
=7.08A (4) 
and Io has a peak value Ipeak of 10.01 A. 
The forward voltage drop VF(ext) for Dext is estimated at 
1.06 V from the manufacturers datasheet. The power 
dissipation Pext in this device is given by 
Pext=VFሺሻIpeak ൬1ʌ െ Vo2Vdc൰ . (5) 
Data into (5) yields Pext = 1.26 W. 
The forward voltage drop VF(s) for Ds is estimated at 0.5 V 
from the manufacturers datasheet. The power dissipation Ps in 
this device is given by 
Ps=VFሺሻIpeak ൬1ʌ+ Vo2Vdc൰ . (6) 
Data into (6) yields Ps = 2.62 W. 
For the IPW60R041P6FKSA1 MOSFET, the on-state 
resistance RDS(on) is 41 m. The conduction losses Pcond are 
given by 
Pcond=RDS(on)Ipeak
2 ൬1
4
+
4Vp
3ʌVdc൰ . (7) 
Data into (7) yields Pcond = 0.70 W. 
Adding the results from (5), (6) and (7) yields a total power 
dissipation attributable to conduction losses of 4.68 W. We have 
not quantified the switching losses here, and these are assessed 
experimentally. 
For the IKW20N60TFKSA1 IGBT, the on-state conduction 
voltage drop is estimated as VCE(sat)=1.5 V from the 
manufacturers datasheet. The conduction loss Pcond(IGBT) in this 
device is given by 
Pcond(IGBT)=VCE(sat)Ipeak ൬1ʌ+ Vo2Vdc൰ . (8) 
Data into (8) yields Ps = 7.86 W. 
The anti-parallel diode conduction loss Pcond(diode) in the 
IKW20N60TFKSA1 IGBT is estimated using 
Pcond(diode)=VFIpeak ൬1ʌെ Vo2Vdc൰ (9) 
where VF is the estimated forward voltage drop of the diode. VF 
was taken as 1.4 V from the manufacturers datasheet. Putting 
the data into (9) yields Pcond(diode) = 1.66 W. Adding Pcond(IGBT) 
and Pcond(diode) yields a total conduction loss of 9.52 W. If ksw is 
the switching energy dissipation per Ampere, then the switching 
loss Wsw is given by 
Wsw=
2f
sw
kswIpeak
ʌ . (10) 
ksw was estimated at 60 µJ/A, from the graphical data in the 
manufacturers datasheet. Putting the data into (10) yields Wsw = 
7.65 W. Adding the conduction and switching losses gives an 
expected loss in the IGBT-based circuit of 17.17 W. 
V. EXPERIMENTAL RESULTS 
A. Results with Proposed Technique 
Fig. 10 shows waveforms from the circuit in Fig. 6 when 
SSR=0.1. Fig. 10(a) shows base-frequency waveforms of iL and 
Vab. 
In Fig. 10(b), iL is transitioning through zero twice per 
switching cycle, so both TR1 and TR2 are operating in the 
synchronous conduction mode where soft-switching naturally 
occurs [6]. The slow switching mode is nonetheless needed at 
low iL magnitudes to allow operation in the continuous 
conduction mode with bipolar switching prior to enabling 
unipolar switching. Figs. 10(c), (d), (e) show expanded 
waveforms of this operating mode, during which the rise- and 
fall-times of Vab are measured as 103.0 ns and 132.0 ns 
respectively. 
In Fig. 10(f), iL is positive and above the threshold value at 
which unipolar switching is enabled, so TR1 is hard switching 
and TR2 is held off. Fig. 10(g) shows expanded waveforms in 
this mode. A negative-going overshoot voltage of approximately 
52 V appears in Vab when TR1 turns off. When TR1 is off, Dext2 
is in its freewheeling period. On the positive-going transition of 
Vab, the overshoot voltage reaches approximately 40 V. 
In Fig. 10(h), iL is negative and below the threshold value at 
which unipolar switching is enabled, so TR2 is hard switching 
and TR1 is held off. Fig. 10(i) shows expanded waveforms in 
this mode. A positive-going overshoot voltage of approximately 
40 V appears in Vab when TR2 turns off. When TR2 is off Dext1 
is in its freewheeling period. On the negative-going transition of 
Vab, the overshoot voltage reaches approximately 45 V. The rise 
time and the fall time of Vab are 22.7 ns and 41.5 ns respectively.
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Fig. 10. Waveforms of iL and Vab.
B. Results with IGBTs 
Fig. 11 shows the circuit in which the SJ MOSFETs and 
associated diodes in Fig. 6 were replaced by IGBTs co-packaged 
with fast recovery anti-parallel diodes. This circuit was operated 
under the same conditions as the circuit in Fig. 6. The IGBTs 
were driven with standard complementary hard-switching gate 
signals at 20 kHz. 
Fig. 12 shows waveforms from the circuit in Fig. 11. In 
Fig. 10 (a), iL reaches its highest peak; the rise time and the fall 
time of Vab are 88.3 ns and 73.1 ns respectively. In Fig. 10(b), iL 
reaches its lowest peak, the rise-time and fall-time of Vab are 
81.7 ns and 76.0 ns respectively. 
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Fig. 11. IGBT-based single-phase inverter used for comparison with the 
proposed scheme. 
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Fig. 12. Waveforms of iL and Vab. 
C. Thermal Superposition 
In order to estimate the efficiencies of the circuits in Figs. 6 
and 11, thermal superposition was used to measure the power 
dissipated by the power devices on the heatsink [12]. This 
technique is particularly suited for high efficiency 
measurements, such as those required in this paper. The main 
steps are as follows: 
1. A DC current is passed through one or more of the 
power devices on the heatsink and the voltage across the 
devices is measured. As the current and voltage are DC 
quantities, the power dissipation Pd in the devices can 
be accurately determined. 
2. The temperature Dtemp of the heatsink above ambient is 
recorded when it has reached its thermal steady-state. 
The thermal resistance Rșhsa of the heatsink to ambient 
is then calculated using 
Rșhsa=
Dtemp
Pd
. (11) 
3. The circuit under test is then run on the heatsink and the 
temperature rise above the ambient is recorded when it 
has reached its thermal steady-state. The estimated 
power dissipation Pest is given by 
Pest=
Dtemp
Rșhsa
. (12) 
As Pest has now been obtained, the percentage efficiency Ș(%) 
of the circuit can be calculated from 
όሺ%ሻ= Pin-Pest
Pin
×100 (13) 
where Pin is the input power drawn by the circuit under test. 
Table II gives experimental results. Prior to testing the 
experimental circuits, the Rșhsa of the heatsink was determined 
at 1.60°C/W, and this value was used to subsequently determine 
Pest. 
D. Total Harmonic Distortion (THD) 
The total harmonic distortion (THD) in iL is given in 
Table II. This was obtained by analysing the downloaded 
oscilloscope waveform data with the MATLAB Powergui FFT 
Analysis Tool. In the Analysis Tool Preferences, the 
fundamental frequency of the analyzed signal is 50 Hz and the 
maximum frequency evaluated by the FFT analysis is 15 kHz. 
Select the maximum frequency for THD computation equals to 
maximum frequency in FFT analysis. Then, the percentage THD 
in the input signal is calculated using: 
THDሺ%ሻ=ටσ M i 2 ni=2
M1
×100 
(14) 
where Mi is the root mean square (RMS) value of the harmonic 
magnitude corresponding to the ith harmonic order. 
Fig. 13 shows the harmonics in the output current of the SJ 
MOSFET single-phase inverter running with an SSR ratio of 
0.1. Fig. 14 shows thermal images of the SJ MOSFET-based 
single-phase inverter, again with SSR=0.1. 
TABLE II.  EXPERIMENTAL RESULTS 
 
Fig. 13. Harmonics in output current of SJ MOSFET-based single-phase 
inverter with SSR=0.1. 
  
Fig. 14. Thermal images of SJ MOSFET-based single-phase inverter when 
running with SSR=0.1. 
Fig. 15 shows the efficiency results from Table II presented 
in a bar chart format. When the dual-mode technique is applied 
to the SJ MOSFET-based inverter-leg, the efficiency shows an 
increasing trend as the SSR ratio is reduced. The highest 
efficiency reaches approximately 98.7% as the SSR ratio 
approaches 0.1, while the efficiency of the IGBT-based inverter-
leg is only 97.5%. 
Fig. 16 shows the THD analysis results from Table II 
presented in a bar chart format. With the maximum frequency 
for THD computation set at 15 kHz, the THD in the output 
current when using SJ MOSFET-based inverter-leg at an SSR 
ratio of 0.1 is 3.95%. The THD in the output current when using 
the IGBT-based inverter-leg is 4.76%. Applying the dual-mode 
technique can improve efficiency while exhibiting a similar 
output current quality. 
 
Fig. 15. Efficiency results. 
 
Fig. 16. THD results. 
VI. DISCUSSION  
 The following points are noted. 
• The circuitry is intended for use in machine drive 
applications, and the quoted efficiencies therefore do 
not account for any choke losses. 
M
a
g
 (
%
 o
f 
F
u
n
d
a
m
e
n
ta
l)
98.68 98.67 98.63 98.66 98.60
98.48
98.38
97.73
97.51
97.00
98.00
99.00
0.1 0.2 0.3 0.4 0.5 0.6 0.7 1 IGBT
Efficiency(%)
SSR ratio
3.95
5
3.91
3.22
4.14
4.41
4.64
4.04
4.76
0
2
4
6
0.1 0.2 0.3 0.4 0.5 0.6 0.7 1 IGBT
THD(%)
SSR ratio
Circuit configuration 
SSR 
ratio 
Dtemp 
(deg C)
Input 
voltage
(V) 
Input 
current
(A) 
Input 
power 
(W) 
Power 
dissipation 
(W) 
Estimated 
efficiency 
(%) 
THD (%) 
SJ MOSFETs in proposed circuit in 
Fig. 6, with proposed dual-mode 
switching technique implemented. 
0.1 18.00 400 2.13 852 11.26 98.68 3.95 
0.2 17.57 400 2.06 824 10.98 98.67 5.00 
0.3 17.87 400 2.04 816 11.18 98.63 3.91 
0.4 17.27 400 2.01 804 10.80 98.66 3.22 
0.5 18.13 400 2.02 808 11.34 98.60 4.14 
0.6 19.55 400 2.01 804 12.23 98.48 4.41 
0.7 20.53 400 1.98 792 12.84 98.38 4.64 
SJ MOSFETs in circuit in Fig. 6, with 
complementary slow switching 
implemented under all conditions. 
1 27.27 400 1.88 752 17.05 97.73 4.04 
IGBTs in circuit in Fig. 11 with 
standard complementary hard 
switching implemented. 
ü 33.93 400 2.13 852 21.22 97.51 4.76 
• The inverter-leg is operated under open-loop control 
with gate drive signals generated by the microcontroller. 
A higher THD is therefore expected than if the circuit 
were to be operated under closed-loop current control, 
as is normally the case in typical applications such as 
machine control. 
• The load was at a power factor close to one. No current 
sensing was incorporated into the proposed scheme. 
With variable power factors, current sensing would be 
required to inform the control circuitry which of the 
three modes, as defined in Fig. 5(a), the circuitry should 
be operating in. 
• Silicon Schottky diodes were used in locations Ds1 and 
Ds2. Whilst this is a simple arrangement, and was used 
for experimentation, losses are nonetheless incurred by 
the forward voltage drop of the diode when in 
conduction. An alternative solution is to replace the 
diodes with low-voltage anti-series MOSFETs [13]. 
These MOSFETs can readily be controlled such that 
they conduct in reverse as synchronous rectifiers when 
a drain current is flowing into the main MOSFETs, 
thereby further reducing losses. 
VII.  CONCLUSION 
The highly non-linear output capacitance and reverse 
recovery characteristic of the super-junction MOSFET intrinsic 
diode have been addressed for the device when used in voltage 
source converters. A dual-mode switching control technique 
was proposed to address the disadvantages of the output 
capacitance. This technique operates in conjunction with 
intrinsic diode deactivation circuitry. The technique was 
demonstrated in an 800-W inverter-leg configuration operating 
from a 400-V DC supply voltage and switching at 20 kHz. The 
full-load efficiency reached approximately 98.7%, and no forced 
cooling was needed. 
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